Harvard architecture processor as Assembler/Compiler?

[pu8y]

Hi all,

I just want to know that, how does a harvard architecture processor support the functionality of an assembler or compiler, since these programs generate output which is code and not data? Because I read from the book that said Harvard architecture have separate space for data and code? Is it by using the buses connecting them??

Thanks all.